Abstract-In plasma processing, especially during the etching process in microelectronics, and as the feature size decreases, charging damage to thin gate oxides can be produced which does not occur when wet chemical processes are used. It is currently believed that such damage occurs when excess charge is deposited on a wafer because of nonuniformities in the plasma parameters across the surface of the wafer. To predict the occurrence of charging damage, unpatterned wafers are exposed to a plasma in which nonuniformity is introduced across the wafer surface. Surface photovoltage (SPV) and contact potential difference (CPD) techniques can be used to determine the regions where excess charge is deposited and thus where the potential for charging damage exists. Wafer maps of these measurements are made to show the difference between uniform and nonuniform charge distributions.
Abstract-In plasma processing, especially during the etching process in microelectronics, and as the feature size decreases, charging damage to thin gate oxides can be produced which does not occur when wet chemical processes are used. It is currently believed that such damage occurs when excess charge is deposited on a wafer because of nonuniformities in the plasma parameters across the surface of the wafer. To predict the occurrence of charging damage, unpatterned wafers are exposed to a plasma in which nonuniformity is introduced across the wafer surface. Surface photovoltage (SPV) and contact potential difference (CPD) techniques can be used to determine the regions where excess charge is deposited and thus where the potential for charging damage exists. Wafer maps of these measurements are made to show the difference between uniform and nonuniform charge distributions. An SPV signal is obtained by illuminating one side of a wafer with photons having energies higher than the Si bandgap, while the other side remains in darkness. Carriers generated near the illuminated surface introduce a charge imbalance resulting for a partial collapse of the surface potential barrier and producing a potential difference across the wafer. At low light intensities, the voltage is directly related to the minority carrier diffusion length [3] and the surface recombination rate. At high light intensities, the surface barrier disappears and the potential difference saturates, and thus it provides information about the magnitude of the surface barrier. The barrier value can be translated into a surface charge or, in the case of an oxidized Si wafer, into the mean value of oxide charge [4] . This means that the measured saturated SPV voltage across an oxidized wafer is proportional to the amount of charge that has been deposited at that point on the wafer.
The CPD measurement technique employs a vibrating Kelvin probe to measure the difference between a reference metal probe and the work function of a measured wafer. In the case of an oxidized Si wafer, the work function of the ments, and a diode laser was employed for the surface barrier measurements.
Figs. 2 4 show three representative wafer maps of diffusion length, surface recombination, and CPD voltage for a wafer exposed to a plasma in a parallel plate etcher in which the gap spacing was varied so as to produce nonuniformities in the radial direction. It is clear from the maps that the structure shown by all three wafer maps is quite similar. This implies that both the surface and volume charge densities vary in a similar way.
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